



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/843,465	04/25/2001	Michael Ginsberg	MS1-720US	8323
22801	7590	03/07/2006	EXAMINER	
LEE & HAYES PLLC 421 W RIVERSIDE AVENUE SUITE 500 SPOKANE, WA 99201			ALI, SYED J	
			ART UNIT	PAPER NUMBER
			2195	

DATE MAILED: 03/07/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No. 09/843,465	Applicant(s) GINSBERG, MICHAEL	
	Examiner Syed J. Ali	Art Unit 2195	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 14 December 2005.
- 2a) ☒ This action is **FINAL**.      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-6, 8-13, 15-20 and 22-29 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-5, 8-11, 15-18, 20 and 22-29 is/are rejected.
- 7) ☒ Claim(s) 6, 12, 13 and 19 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☒ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

### **DETAILED ACTION**

1. This office action is in response to the amendment filed December 14, 2005. Claims 1-6, 8-13, 15-20, and 22-29 are presented for examination.
2. The text of those sections of Title 35, U.S. code not included in this office action can be found in a prior office action.

### ***Oath/Declaration***

3. **The oath or declaration is defective. A new oath or declaration in compliance with 37 CFR 1.67(a) identifying this application by application number and filing date is required. See MPEP §§ 602.01 and 602.02.**
4. The oath or declaration is defective because the benefit claim identifies the incorrect provisional application. The referenced provisional application is 60/208,723, whereas the correct provisional application is 60/209,501 (see amendment to specification filed August 20, 2001).

### ***Claim Objections***

5. **Claims 6, 8, and 27 are objected to because of the following informalities:**
  - a. In line 13 of claim 6, "hardware modules" should read "hardware elements."

Art Unit: 2195

b. In lines 13-17 of claim 8, the operating system performing a group of action selected from a group “comprising” is a Markush-type claim. Accordingly, “comprising” should read “consisting of.”

c. There is a lack of antecedent basis for the term “the at least one subset of components” in claim 27. There is no reference to “at least one subset of components” in the parent claim 22.

Appropriate correction is required.

***Claim Rejections - 35 USC § 103***

6. **Claims 1-5, 8-11, 15-18, 20, and 22-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Toll et al. (U.S. Patent No. 6,308,279) (hereinafter Toll) in view of Fung (U.S. Patent No. 6,584,571).**

7. As per claim 1, Toll teaches the invention as claimed, including a computer-implemented method for providing thread scheduling in a device, the device comprising one or more hardware elements operatively coupled to an operating system comprising a plurality of program modules, the method comprising:

scheduling one or more threads according to a predetermined periodic rate (col. 3 lines 38-45; col. 4 lines 58-63);

determining whether or not there are any threads to execute (col. 2 lines 32-34; col. 3 lines 8-12); and

responsive to a determination that there are no threads to execute, deactivating one or more of the hardware elements and the program modules for a dynamic variable amount of time (col. 2 lines 32-34; col. 3 lines 8-12, 23-30), the dynamic variable amount of time being independent of the predetermined periodic rate (col. 3 lines 16-18).

8. Fung teaches the invention as claimed, including deactivating a group of components in response to an absence of executing threads for a dynamically variable amount of time based on a sleep state of a set of threads (col. 6 lines 14-30; col. 6 lines 45-51).

9. First, it is noted that neither Toll nor Fung describe idle or sleeping threads being stored in a sleep queue. However, this is a well-known feature of thread scheduling. For example, Zolnowsky (USPN 6,779,182) describes a prior art method of storing blocked threads awaiting synchronization in a sleep queue (Fig. 1B). The main focus of the claimed invention does not appear to be the storing of inactive or blocked threads in a sleep queue, but rather controlling the amount of time that the hardware elements and/or program modules are deactivated based on the activity of the system.

Toll and Fung are both directed to power conservation by means of deactivating components of a system during periods of inactivity, i.e. when there are no threads to execute. Toll places a processor in low-power mode when some of the threads are sleeping and entering a deeper power-conserving mode when all the threads are sleeping, while returning to an active power mode when a “break event” is sensed. However, Toll does not describe this “break event” with specificity, so it could be read as any of a number of different types of events. Fung, on the other hand, teaches a similar method of power conservation, while expressly stating that returning to an active power mode is performed in response to an increased level of system

Art Unit: 2195

activity, e.g. threads that had gone to sleep have awakened and resumed processing, or based on the expiration of a time quantum.

It would have been obvious to one of ordinary skill in the art to combine Toll and Fung since the return to an active power mode may be necessary in response to an external event, as discussed by Toll, but also in response to a thread being activated due to an available synchronization construct. Though it is arguable that Toll implicitly discloses this feature, the combination with Fung describes returning to an active power state in response to an awakening thread expressly, and therefore provides a more efficient model for conserving power.

10. As per claim 2, Fung teaches the invention as claimed, including a method as recited in claim 1, wherein the dynamic variable amount of time is based on a maximum amount of time that a thread can yield before needing to be scheduled for execution (col. 7 lines 35-38).

11. As per claim 3, Toll teaches the invention as claimed, including a method as recited in claim 1, wherein the device is a battery powered device (col. 1 lines 11-24).

12. As per claim 4, the combination of Toll and Fung fails to explicitly teach the invention as claimed, including a method as recited in claim 1, wherein the operating system is a Microsoft WINDOWS CE, Linux, WindRiver, QNX, or PALM operating system. "Official Notice" is taken that the use of the claimed operating systems would have been obvious to one of ordinary skill in the art. Toll addresses the need for extending battery life in mobile computing devices (col. 1 lines 11-24). The operating system taught by Toll is taught in a more general sense, as

Art Unit: 2195

one that supports multi-threading, and uses the scheduling of these threads as the control for preserving battery power. Since all of the claimed operating systems are multithreaded, there is inherent support for the power mode transition method disclosed by Toll.

13. As per claim 5, Fung teaches the invention as claimed, including a method as recited in claim 1, wherein the predetermined periodic rate is a millisecond (col. 11 lines 10-14).

14. As per claims 8 and 9-11, Toll teaches the invention as claimed, including the method of claims 1 and 3-5, respectively, further comprising activating the one subset of components only when the operating system needs to perform an action selected from a group of actions comprising scheduling a thread for execution upon expiration of the dynamic variable amount of time since the deactivating, or upon receipt of an external event, processing the external event that is not a system timer event (col. 1 lines 25-31).

15. As per claims 15-18, Fung teaches the invention as claimed, including a computer-readable storage medium containing computer-executable instructions for performing the method of claim 1-4, respectively (Fig. 1).

16. As per claim 20, Fung teaches the invention as claimed, including a computer-readable storage medium as recited in claim 15, wherein the computer-executable instructions further comprise instructions for:

Art Unit: 2195

receiving an external interrupt before the dynamic variable amount of time has elapsed since the deactivating, the external interrupt not being a system timer interrupt (col. 8 lines 52-60); and

responsive to receiving the external interrupt, processing the external interrupt such that the one or more of the program modules and the hardware elements remain deactivated for the dynamic variable amount of time (col. 9 lines 8-18).

17. As per claims 22-23, 24, and 25-26, Fung teaches the invention as claimed, including a device comprising:

a processor (Fig. 1, element 4);

a plurality of hardware elements coupled to the processor (Fig. 1, elements 7-0 and 7-n);

and

a memory coupled to the processor (Fig. 1, element 15), the memory comprising computer-program instructions executable by the processor, the computer-program instructions comprising a scheduler program module (col. 4 line 64 - col. 5 line 5), a hardware abstraction layer (HAL) program module (Fig. 2 element 79), one or more operating system program modules (col. 4 lines 64-66), and a set of application program modules (col. 5 lines 2-5);

wherein the scheduler comprises computer-executable instructions for performing the method of claims 1-2, 5, and 3-4, respectively.



Art Unit: 2195

18. As per claim 27, Fung teaches the invention as claimed, including a device as recited in claim 22, wherein the HAL further comprises computer-executable instructions for re-activating the at least one subset of components after the dynamic variable amount of time has elapsed since one or more of the program modules and the hardware elements were deactivated (col. 9 lines 16-18).

19. As per claim 28, Fung teaches the invention as claimed, including a device as recited in claim 27, wherein the scheduler is re-activated in a manner that allows the scheduler to schedule threads based on the periodic time interval (col. 9 lines 16-18).

20. As per claim 29, Fung teaches the invention as claimed, including a device as recited in claim 22, wherein after the scheduler is deactivated, the HAL further comprises computer-executable instructions for receiving a notification in response to an external event, the external event not being a system timer event (col. 8 lines 52-60), responsive to receipt of the notification, the HAL processing the notification in a manner that the scheduler remains deactivated for the dynamic variable amount of time (col. 9 lines 8-18).

### ***Response to Arguments***

21. **Applicant's arguments filed December 14, 2005 have been fully considered but they are not persuasive.**

22. Applicant argues that Toll cannot teach the feature of “deactivating one or more hardware elements” because the core clocks may be running to process a snoop request that signals the need to reactivate the deactivated hardware elements. Moreover, Applicant argues that this snoop event is analogous to a system tick generated at a predetermined periodic rate.

23. Applicant’s argument above is unpersuasive for several reasons. First, Applicant later discusses the “deep sleep” embodiment of Toll in support of the argument that the hardware elements may never be awoken unless a user intervenes. Setting aside for a moment that Examiner disagrees with this specific characterization of Toll, this argument clearly shows the folly in the argument that the snoop is analogous to a system tick, as other embodiments are described that could lead the processor to remain deactivated indefinitely. In this sense, the time is “variable,” dependent solely on the activity of the system to activate the hardware elements.

Secondly, the specific claim language does not require “deactivating” to turn off all clocks on a processor or all hardware elements of a device. Applicant’s specification uses the term “hardware elements” in numerous instances, including distinguishing between a CPU and hardware elements (see page 7 lines 10-12). While a CPU is a hardware element, a hardware element is not necessarily a CPU. Furthermore, the claim only requires deactivating “one or more hardware elements,” implying that it is permissible to leave some hardware elements in an activated or “snooping” state.

24. Applicant argues that Toll does not base the period of time to remain deactivated on a “sleep state of a set of threads in a sleep queue.” Applicant alleges that the conventional wake-up mechanism of a “snoop” request is used instead, which is analogous to a system tick.

Art Unit: 2195

25. First, the deficiency of Toll with respect to the lack of teaching a sleep queue is addressed above in numbered paragraph 9. Secondly, the “snoop” request is only the method of reactivating used before the processor has entered a deactivated mode. Toll teaches two states of deactivation: (1) sleep mode (Fig. 1 element 130) and (2) deep sleep mode (Fig. 1 element 140). When the processor is in a sleep or deep sleep mode, reactivation is not in response to any sort of system tick or conventional thread scheduling mechanisms, but responds to asserting a hardware line that returns the processor to an active mode. It is agreed that Toll fails to explicitly describe the conditions that would lead to a return to active mode; accordingly, the features of Applicant’s dependent claims relating to the method by which the hardware elements are reactivated have been indicated as directed to allowable subject matter. However, the independent claims only specify the means by which the hardware elements go into a deactivated mode; they are silent on how reactivation is achieved.

26. Applicant’s arguments relating to Toll being inappropriate for teaching “thread scheduling” by potentially leaving the hardware elements in a deactivated mode are not persuasive for the same reasons discussed in numbered paragraph 25 above. That is, the independent claims only specify the decision-making process for entering a deactivated mode. Therefore, it could be argued that Applicant’s independent claims suffer the same deficiencies. However, Examiner refrains from taking this position, instead pointing out that the dependent claims relating to reactivating the hardware elements go beyond the scope of what is disclosed in Toll.

*Allowable Subject Matter*

27. **Claims 6, 12-13, and 19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.**

*Conclusion*

28. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Syed J. Ali whose telephone number is (571) 272-3769. The examiner can normally be reached on Mon-Fri 8-5:30, 2nd Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai T. An can be reached on (571) 272-3756. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2195

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

  
Syed Ali  
March 2, 2006

  
WILLIAM C. SMITH  
SENIOR PATENT EXAMINER  
MAR 2 2006